S

SGen

Project information

SGen is a generator capable of producing efficient hardware designs operating on streaming datasets. “Streaming” means that the dataset is divided into several chunks that are processed during several cycles, thus allowing a reduced use of resources. The size of these chunks is referred as the streaming width. It outputs a Verilog file that can be used for FPGAs.

465 Commits
5 Branches
0 Tags

README
GNU General Public License v3.0 or later
CHANGELOG

Created on

July 09, 2025

Loading